

APPARATUS AND METHOD FOR REDUCING PROPAGATION DELAY

Field of the Invention

5 The invention is related to propagation delay, and in particular, to a method and apparatus for improving the propagation delay for an inverter that operates with supply voltage that is relatively close to the threshold voltage of the inverter.

Background of the Invention

10 Recently, lower supply voltages have been used in many applications in order to decrease power consumption. However, when the operating supply voltage for a CMOS logic circuit is relatively close to the threshold voltage of the CMOS logic circuit, propagation delay time can become relatively large. In an application in which the input voltage changes relatively slowly, such as a timer application, the propagation delay time
15 may be greater.

Brief Description of the Drawings

Non-limiting and non-exhaustive embodiments of the present invention are described with reference to the following drawings, in which:

FIGURE 1 shows a block diagram of an embodiment of a circuit;

FIGURE 2 illustrates a flow chart of waveforms of embodiments of the input voltage and the output voltage of FIGURE 1;

FIGURE 3 shows a block diagram of an embodiment of a timer circuit;

FIGURE 4 schematically illustrates an embodiment of the timer circuit of
25 FIGURE 3;

FIGURE 5 shows a schematic diagram of another embodiment of the timer circuit of FIGURE 3; and

FIGURE 6 schematically illustrates an embodiment of the timer circuit of FIGURE 5, arranged in accordance with aspects of the present invention.

Detailed Description

Various embodiments of the present invention will be described in detail with reference to the drawings, where like reference numerals represent like parts and assemblies throughout the several views. Reference to various embodiments does not limit the scope of the invention, which is limited only by the scope of the claims attached hereto. Additionally, any examples set forth in this specification are not intended to be limiting and merely set forth some of the many possible embodiments for the claimed invention.

Throughout the specification and claims, the following terms take at least the meanings explicitly associated herein, unless the context clearly dictates otherwise. The meanings identified below are not intended to limit the terms, but merely provide illustrative examples for the terms. The meaning of "a," "an," and "the" includes plural reference, and the meaning of "in" includes "in" and "on." The term "connected" means a direct electrical connection between the items connected, without any intermediate devices. The phrase "in one embodiment," as used herein does not necessarily refer to the same embodiment, although it may. The term "coupled" means either a direct electrical connection between the items connected, or an indirect connection through one or more passive or active intermediary devices. The term "circuit" means either a single component or a multiplicity of components, either active and/or passive, that are coupled together to provide a desired function. The term "signal" means at least one current, voltage, charge, temperature, data, or other signal.

Briefly stated, a timer circuit is arranged for reduced propagation delay and at low supply voltages. The timer circuit includes a capacitor circuit, a voltage offset circuit, an inverter circuit, and a current source circuit. The current source circuit is arranged to provide a current. Also, the capacitor circuit is arranged to provide a voltage ramp in response to the current. The voltage offset circuit is configured to provide a voltage offset. Further, the current source circuit, the capacitor circuit, and the voltage offset circuit are arranged to provide two voltage ramps that are offset from each other. Additionally, the inverter circuit includes a p-type transistor and an n-type transistor. The p-type transistor is configured to receive one of the two voltage ramps, and the n-type transistor is configured to receive the other of the two voltage ramps.

different manner in some ways. In one embodiment, capacitor C2 has a capacitance of $2C$, and capacitor C3 has a capacitance of C . In this embodiment, timing circuit 500 has an equivalent timer capacitance of C . In other embodiments, capacitors C2 and C3 may have capacitances other than $2C$ and C . In one embodiment, one or both of capacitor
5 circuits C2 and C3 are each single capacitors. In other embodiments, one or both of capacitor circuits C2 and C3 may include two or more capacitors coupled together in series, in parallel, and the like.

In the embodiment in which timer circuit 500 has an equivalent timer capacitance of C , when inverter circuit 500 reaches threshold, V_{NIN} may be substantially given by
10 $\frac{3}{4} * V_{DD}$, and V_{PIN} may be substantially given by $\frac{1}{4} * V_{DD}$. Also, $V_{PIN}(t)$ may be substantially given by $(I_1 * t) / 2C$, and $V_{NIN}(t)$ may be substantially given by $(3 * I_1 * t) / 2C$. Accordingly, circuit 500 has an “effective” supply voltage of roughly $3 * V_{DD} / 2$, even though circuit 500 actually operates with a supply voltage of V_{DD} .

FIGURE 6 schematically illustrates an embodiment of timer circuit 600.
15 Components in timer circuit 600 may operate in a similar manner to similarly named components in timer circuit 500 of FIGURE 5, and may operate in a different manner in some ways. Timer circuit 600 may further include resistor R2 and transistors M4-M6. In timer circuit 600, capacitor circuit C3 may include capacitors C31 and C32, coupled in parallel. Similarly, capacitor circuit C2 may include capacitors C21-C24, all coupled in
20 parallel. Additionally, inverter circuit 630 may further include transistors M7-M12.

Also, current source 610 may include transistors M13 and M14, arranged as a current mirror. The current mirror may be configured to provide current I_1 in response to current I_{REF} . The sources of transistors M13 and M14 may be coupled to voltage V_{HI} . In one embodiment, voltage V_{HI} is substantially the same as voltage V_{DD} . In another
25 embodiment, voltage V_{HI} is a boost voltage.

Additionally, transistors M4-M6 may be arranged as transistor switches that are enabled if signal S corresponds to an asserted logic level, and disabled if signal S corresponds to a deasserted logic level. If signal S is asserted, transistors M4-M6 may cause capacitor circuits C2 and C3 to discharge, which in turn may cause voltages V_{PIN}
30 and V_{NIN} to return to substantially zero. If signal S is unasserted, transistors M4-M6 may be disabled, which may cause voltages V_{PIN} and V_{NIN} to linearly increase.

The above specification, examples and data provide a description of the manufacture and use of the composition of the invention. Since many embodiments of the invention can be made without departing from the spirit and scope of the invention, the invention also resides in the claims hereinafter appended.